Senior Silicon DFT Engineer
- linkCopy link
- emailEmail a friend
Minimum qualifications:
- Bachelor's degree in Electrical Engineering or a related field, or equivalent practical experience.
- 5 years of experience in SoC , DFT aspects.
- Experience with ATPG, Low Power designs, Memory BIST, JTAG, IJTAG tools and flow.
- Experience with DFT EDA Tool Tessent.
Preferred qualifications:
- Experience in working on SoC Level DFT.
- Experience in Synthesis, Lint, LEC and DFT timing and STA.
- Experience in a scripting language such as Perl, Python.
- Knowledge of high performance design DFT techniques.
- Understanding of the end-to-end flows such as Design, Verification, DFT and PD.
- Ability to scale DFT with a focus on area overhead.
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.In this role, you will work on SOC Design for Test (DFT) Architecture to implement and validate from the SOC level. You will work on SOC level ATPG and MBIST pattern generation to deliver and support post-silicon bring-up, including subsystem level pattern retargeting. The role requires working with the product engineering team on silicon bring-up and writing basic scripts to automate the DFT flow. Additionally, you will communicate and work with multi-disciplined and multi-site teams.The Platforms and Devices team encompasses Google's various computing software platforms across environments (desktop, mobile, applications), as well as our first-party devices and services that combine the best of Google AI, software, and hardware. Teams across this area research, design, and develop new technologies to make our user's interaction with computing faster and more seamless, building innovative experiences for our users around the world.
Responsibilities
- Perform SOC level Memory Testing and repair feature verification, ATPG pattern generation, retarget and ensure coverage goals are met.
- Develop and release the SOC DFT STA Constraint and validation along with RTL signoff checks.
- Work on gate level simulation both no-timing and timing.
- Integrate SOC DFT, Scan architecture, IJTAG network integration and verification.
- Integrate and verify PHYs and Mixed-Signal IP DFT along with BSCAN.
Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.
If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.