job details

Back to jobs search

Jobs search results

1,902 jobs matched
Back to jobs search

Layout Design Engineer, Silicon

GoogleBengaluru, Karnataka, India

Minimum qualifications:

  • Bachelor’s degree in VLSI, Computer Engineering, or equivalent practical experience.
  • 5 years of experience designing and drawing layout of high-speed/low power memories.
  • 5 years of experience with layout verification activities like DRC, LVS, Latch-Up, or EMIR and Density Checks.
  • Experience with developing memory array layout (e.g., row decoders, write drivers, assist circuits, sense amplifiers, memory control circuit) in 3nm (or equivalent) technology nodes.

Preferred qualifications:

  • Master's degree in VLSI, Computer Engineering, or a related field.
  • Experience drawing layout for sense amplifiers, decoders, assist circuits, latches, flip-flops, isolation cells, power switches, and level shifters.
  • Experience with placement, track planning and integration of various blocks within SRAM memories.
  • Experience with Virtuoso XL and Extraction tools such as Star-RC/QFS.
  • Understanding of layout design rules, layout dependent effects and DFM in FinFET technology nodes.

About the job

Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Responsibilities

  • Analyze design specifications from Compute IP's and develop custom memory arrays or standard-cells.
  • Draw schematics, extract layout, write spice deck  and run spice simulations to validate the circuit (or block).
  • Run high-speed sigma analysis to understand sensitivity of designed circuit.
  • Work with layout engineers to improve the Performance, Power, Area (PPA) of memory arrays or standard-cells.
  • Collaborate with Physical Design team and ensure seamless integration of standard-cells or memory arrays.

Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

Google apps
Main menu