SoC Design Engineer, Machine Learning Accelerators
- linkCopy link
- emailEmail a friend
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
- 3 years of experience with Register-Transfer Level (RTL) coding using Verilog/SystemVerilog.
- Experience with industry-standard Electronic design automation (EDA) tools for simulation, synthesis and power analysis.
Preferred qualifications:
- Master's degree or PhD in Electrical Engineering, Computer Engineering, or Computer Science , or a related technical field.
- Experience architecting RTL solutions employing software based construction, instantiation, customization and generation of RTL.
- Experience with SOC implementation standards and interfaces (i.e. AXI).
- Experience with scripting languages (i.e. Tcl, Python or Perl).
- Experience with CDC, RDC, RTL Linting and LEC is desirable.
- Understanding of digital design fundamentals, including synchronous and asynchronous logic, state machines, and bus protocols.
About the job
As a SoC Design Engineer, you will join a team working on SoC-level Register-Transfer Level (RTL) design for our data-center accelerators. You will work on top-level RTL, architecture, design and implementation of global communication business, and integration of Application-specific integrated circuit (ASIC) designs. This is a cross-functional and central role that will require interactions with numerous ASIC development teams. You will own deliverables to the cross-functional teams (i.e. Physical Design, Verification, Validation, Firmware etc.) at various project milestones. You will also be directly involved in defining and creating methodologies that enable an efficient design environment for all ASIC engineers.
In this role, you will be part of a group of engineers to uplift an existing on-chip connectivity solution into one that will be programmatically assembled, instantiated and optimized. Your will inform the architecture and micro-architectural modifications of the solution to enable discrete blocks of functionality to be assembled and instantiated by software to provide customized and flexible implementations. You will also provide users the ability to customize the performance, power and area of the solution based on the needs of the system. You will also work within the team to manage SoC IP integration and participate in SoC level sign-off activities. You will have experience in architecting RTL solutions employing software based construction, instantiation, customization and generation of RTL.
The ML, Systems, & Cloud AI (MSCA) organization at Google designs, implements, and manages the hardware, software, machine learning, and systems infrastructure for all Google services (Search, YouTube, etc.) and Google Cloud. Our end users are Googlers, Cloud customers and the billions of people who use Google services around the world.
We prioritize security, efficiency, and reliability across everything we do - from developing our latest TPUs to running a global network, while driving towards shaping the future of hyperscale computing. Our global impact spans software and hardware, including Google Cloud’s Vertex AI, the leading AI platform for bringing Gemini models to enterprise customers.
The US base salary range for this full-time position is $132,000-$189,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google.
Responsibilities
- Develop strategies for system segmentation to enable programmatic assembly of custom solutions based off user design intent.
- Design RTL architecture of system to allow for automated optimization of RTL performance, power and area based off solution requirements.
- Design and implement RTL code for various digital blocks, including control logic, and on-chip data paths.
- Participate in SoC IP integration and sign-off activities.
- Contribute to the development and improvement of design flows, tools and methodologies.
Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.
If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.